Optimization on the Power Efficiency of GPU and Multicore Processing Element for SIMD Computing

Da-Qi Ren and Reiji Suda Department of Computer Science THE UNIVERSITY OF TOKYO

Energy aware SIMD/SPMD program design framework



- 1. CUDA Processing Element (PE) Power Feature Determination: measurements (Flops/watt);
- 2. PE Computation Capability: micro-architecture, language, compiler and characters of the computation;
- 3. Algorithm and Code Optimization Strategies: computer resources and power consumption.
- 4. Verification and Validation: incremental procedure.

Measurement instruments and environment setup

National Instruments USB-6216 BNC data acquisition

Fluke i30s / i310s current probes





- The room was air-conditioned in 23°C. LabView 8.5 as oscilloscopes and analyzer for result data analysis.
- Real time voltage and current from measurement readings; their product is the instant power at each sampling point.





Power Measurement of GPU

A GPU card is plugged in a PCI-Express slot on main board, it is mainly powered by

- +12V power from PCI-Express pins
- +3.3V power from PCI-Express pins

■ An additional +12V power directly from PSU (because sometimes the PCI-E power may not be enough to support the GPU's high performance computation).

■ Auxiliary power is measured through the auxiliary power line;

A riser card to connect in between the PCI-Express slot and the GPU plug, in order to measure the pins.



PCI-Express 16x Connector Pin-Out

Pin	Side B Connector		Side A Connector			
#	Name	Description	Name	Description		
1	+12v	+12 volt power	PRSNT#1	Hot plug presence detect		
2	+12v	+12 volt power	+12v	+12 volt power		
3	RSVD	Reserved	+12v	+12 volt power		
4	GND	Ground	GND	Ground		
5	SMCLK	SMBus clock	JTAG2	тск		
6	SMDAT	SMBus data	JTAG3	TDI		
7	GND	Ground	JTAG4	TDO		
8	+3.3v	+3.3 volt power	JTAG5	TMS		
9	JTAG1	+TRST#	+3.3v	+3.3 volt power		
10	3.3Vaux	3.3v volt power	+3.3v	+3.3 volt power		
11	WAKE#	Link Reactivation	PWRGD	Power Good		
_						

CUDA PE Power Model





Abstract:

Capturing the power characters of each component, building up power model, estimating and validating the power consumption of CUDA PE in SIMD computations.

Method:

- CPU power Measurement. From CPU socket on main board, one approximate way is to measure the CPU input current and voltage at the 8-pin power plug. (Most of the onboard CPUs are powered only by this type of connector)
- 2. GPU power measurement. (Suda paper)
- **3.** Memory and main board power estimation. we can make an approximation on its power by measuring the power change on the main board.

$$P_{total}(w) = \sum_{i=1}^{N} P_{GPU}^{i}(w^{i}) + \sum_{j=1}^{M} P_{CPU}(w^{j}) + P_{mainboard}(w)$$

Results:

When the matrix size is greater than 1000, the power measurements and program time costs are fairly agree with each other.

Environment:

CPU: QX9650 (4cores)/Intel i7 (8cores); Fedora 8/ Ubundu 8; 8GB/3GB DDR3 memory; NVIDIA8800 GTS/640M; 8800GTS512.

CPU-GPU PE Power Feature Determination



Sample on Tesla 1060

Parame	ter	Description	PE	Speed Gflops	Power Feature	CPU Frea
Computing Elements	QX9650 NV8800 Tesla 2050 Intel i7	Single CPU CPU+GPU			Mflops /Watt	GHz
Options		CPU+2 GPU Single CPU CPU+GPU	QX9650 NV8800 QX9650 NV8800 (CPU share load) Intel i7 Tesla 2050 (Block Matrix)	50.1 50.1 76.5	83.5 73.6 76.9	2 3 2
Computing component configuration	QX9650 NV8800	CPU+GPU CPU share load CPU+2GPU CPU share load CPU Freq Scal CPU Freq Scal RM Overhead		80.3 51.2 53.2	75.1 75.7 77.9	3 2 3
Software	Tesla 2050 Intel i7 QX9650			135.8	193.2	2.86
Options	Tesla 2050 Intel i7	Block Matrix RM Overhead Block Matrix	Intel i7 Tesla 2050	58.8 58.8	87.3 83.2	1.73 2.86

Power features of different PE configurations

Abstract:

Experimental method for estimating component power to build up CUDA PE power model in SIMD computation.

Method:

1. Measuring the power from each component of the PE;

2.Find FLOPS/Watt ratio of the PE to this computation;

3.Estimated execution time is the total workload FLOP to be computed divides by the computational speed that the CPU-GPU processing element can support;

4.Estimated energy consumption for completing the program is the summation of products of the component powers and the execution times.

Results:

The accuracy of the power model is within 5% percentage error when problem size greater than a threshold of 4000.

Environment:

CUDA/OMP Single CUDA device programming model



Power performance Improvement by numerical method optimization

 $\mathbf{C} = \mathbf{AB}$ $\mathbf{A}, \mathbf{B}, \mathbf{C} \in \mathbb{R}^{2^n \times 2^n}$

If the matrices A, B are not of type $2^n \times 2^n$ we fill the missing rows and columns with zeros. We partition A, B and C into equally sized block matrices

$$\mathbf{A} = \begin{bmatrix} \mathbf{A}_{1,1} & \mathbf{A}_{1,2} \\ \mathbf{A}_{2,1} & \mathbf{A}_{2,2} \end{bmatrix}, \ \mathbf{B} = \begin{bmatrix} \mathbf{B}_{1,1} & \mathbf{B}_{1,2} \\ \mathbf{B}_{2,1} & \mathbf{B}_{2,2} \end{bmatrix}, \ \mathbf{C} = \begin{bmatrix} \mathbf{C}_{1,1} & \mathbf{C}_{1,2} \\ \mathbf{C}_{2,1} & \mathbf{C}_{2,2} \end{bmatrix}$$

with

4

$$\mathbf{A}_{i,j}, \mathbf{B}_{i,j}, \mathbf{C}_{i,j} \in \mathbb{R}^{2^{n-1} \times 2^{n-1}}$$

then

$$\begin{array}{l} \mathbf{C}_{1,1} = \mathbf{A}_{1,1}\mathbf{B}_{1,1} + \mathbf{A}_{1,2}\mathbf{B}_{2,1} \\ \mathbf{C}_{1,2} = \mathbf{A}_{1,1}\mathbf{B}_{1,2} + \mathbf{A}_{1,2}\mathbf{B}_{2,2} \\ \mathbf{C}_{2,1} = \mathbf{A}_{2,1}\mathbf{B}_{1,1} + \mathbf{A}_{2,2}\mathbf{B}_{2,1} \\ \mathbf{C}_{2,2} = \mathbf{A}_{2,1}\mathbf{B}_{1,2} + \mathbf{A}_{2,2}\mathbf{B}_{2,2} \end{array}$$





	Algorithm	Algorithm
CPU Energy Consumption	0.24 wh	0.019 wh
GPU Energy Consumption	0.654 wh	0.055 wh
Main Board (Main Memory) Energy Consumption	0.47 wh	0.0402 wh
Overall Time Consumption	7.5 s	0.6s
Overall Energy Consumption	1.364 wh	0.1142 wh

Abstract:

 Abstract a power model incorporates physical power constrains of hardware;
Using block matrices to enhance PCI bus utilization to improve computation performance and save computation power.

Method:

$$P_{total}(w) = \sum_{i=1}^{N} P_{GPU}^{i}(w^{i}) + \sum_{j=1}^{M} P_{CPU}(w^{j}) + P_{mainboard}(w)$$

Partition smaller matrix-blocks whose size k fits the shared memory in one GPU block. Each GPU block can individually multiply matrix-blocks using its shared memory.

Reduce the data transmission between GPU and main memory to 1/k, will significantly enhance the GPU performance and power efficiency.

Results: Speedup the overall execution time of simple kernel by 10.81 times, save 91% of energy used by the original kernel.

Environment: Intel core i7 (4cores/8threads); bundu8; 3G DDR3 memory; GPU 8800GTS/640M.

CUDA / OMP multiple GPU device programming model I



CUDA / OMP multiple CUDA device programming model II



Parallel GPU and process synchronization



Abstract:

Parallel GPU approach with signal synchronization mechanism design; Multithreading GPU kernel control method to save CPU core numbers.

Method:

Partition matrix A into sub-matrices for each GPU device:

Create multithreads on CPU side to instruct each CUDA kernel;

Design synchronization signal to synchronize each CUDA kernel.

Results:

10

9.5

0.047 wh

0.0656 wh

0.084 wh

1.1s

0.65 s

1.1s

0.1966 wh

Parallel GPUs can achieve 71% speedup in Kernel time, 21.4% in CPU time; Power consumption decreased 22%.

Environment:

Removing CUDA Overhead



CUDA computation overhead when workload is mall:

(a) matrix size n=100;

(b) matrix size=500;

(c) Energy cost comparison of 1 to 4 cores, one-GPU PE and two GPU PE;

(d) Computing time comparison of 1 to 4 cores, one-GPU PE and two-GPU PE.

Abstract:

Remove CUDA overhead by calling C function to compute small size workload, save the time and energy cost by CUDA overhead.

Method:

A CUDA overhead for kernel initialization, memory copy and kernel launch before start real kernel computation. A threshold can be determined by experiment by analysis as following:

 $T_{CPU}^{k} \leq T_{GPU}^{k} = T_{GPUoverhead}^{k} + T_{CUDA \text{ ker } nel}^{k}$ $E_{CPU}^{k} = P_{CPU} \times T_{CPU}^{k}$ $E_{GPU}^{k} = P_{CPU-GPU-PE} \times T_{GPU}^{k}$ C function will be slected when matrix size less than k where $E_{CPU}^{k} \leq E_{GPU}^{k}$.

Environment:

CPU sharing GPU workload



Abstract:

Determine the load to be shared by CPU based on the computation character and performance estimation.

Method:

$$\begin{split} T_{CPU} &= \frac{W_{CPU}}{s_{CPU}} \ , \ T_{GPU} = \frac{W_{GPU}}{s_{GPU}} \\ T &= \max(T_{CPU}, T_{GPU}) \\ E_{CPU} &= T \cdot P_{CPU}; \ E_{GPU} = T_{GPU} \cdot P_{GPU} = \frac{W_{GPU}}{f_{GPU}} \\ E &= E_{CPU} + E_{GPU} \\ E_{\min} &= (E_{CPU} + E_{GPU})_{\min} = (T \cdot P_{CPU} + T_{GPU} \cdot P_{GPU})_{\min} \end{split}$$

Results:

An optimized minimum energy value can be obtained when CPU (one core) workload share is around 0.83%, the maximum energy saving can reach around 1.3%. (for devices listed below)

Environment:

CPU Frequency Scaling



Power chart of CUDA on QX9650 (running on 2GHz) and GF 8800 GST/512 GPU. Power chart of CUDA on QX9650 (running on 3GHz) and GF 8800 GST/512 GPU.



Power chart of CUDA on QX9650 (running on 2GHz) and 2 GF 8800 GST/512 GPUs.

Power chart of CUDA on QX9650 (running on 3GHz) and 2 GF 8800 GST/512 GPUs



Abstract:

Design a CPU frequency scaling method to save CUDA PE power without decreasing the computation performance.

Method:

CPU frequency should match CUDA kernel calls in order to not decrease GPU computation speed.

CPU frequency can be scaled down without compromising with the PE's performance however to save the CPU's power.

A rough estimation for the minimum CPU frequency should be satisfy $F_{CPU} \ge F_{CPU}$ (most of the cases)

$$F_{CPU} \ge F_{GPUMemory}$$
 (if $F_{CPI} \ge F_{GPUMemory}$)

Results:

An optimized minimum energy value can be obtained when CPU runs in low frequency (2GHz), comparing with CPU in 3GHz the total PE energy saving can reach 12.43% in average when matrix size increases from 500 to 5000, without computation speed decrease.

Environment:

CUDA / MPI load scheduling for energy aware computing



Abstract:

With C/CUDA/MPI on Multi-core and GPU clusters, partitioning and scheduling SPMD and SIMD program to Multi-core CPU and GPU cooperative architectures .

MPI works as data distributing mechanism between the GPU nodes and CUDA as the computing engine. **Method:**

Multi complier , MPI cluster computing algorithms and communication strategies are involved.

Environment:

H/S power performance factors for global Optimization



Scenario of global Energy Optimization for SIMD Computing

Definition		Description		
Problem Space		The multiplication for variable length of dense matrices and , with multicore and GPU(s) device.		Definitions of
Optimization Candidates	Hardware Components	Selection and employment of the number of CPUs and GPUs for solving the problem.		global optimization model
	Component Configurations	Frequency scaling on CPU and/or GPU components.		
	Optimization Algorithms	The optimization algorithm designed and implemented for solving the problem that available for optimizer to choose. Including parallelization scheme and workload scheduling.		
Objective Functions		The objective function which measure the utility of the solution candidates to find the minimization.		
Optimal Solution set		Determine the number of components to be included in the final solution so that the total time is less than or equal to a given limit and the total energy is as minimum as possible.		

Scenario of Global Energy Optimization for SIMD Computing



Global optimizations

Numerical approach + Parallel GPU + Load scheduling



Energy Consumptions of Small Size Matrices Multiplication

Computation Performance of Small Size Matrices Multiplication

The energy consumption on computing the multiplications of small matrices of size 100 to 500 using one multicore with 4 cores / 8 threads (Intel i7) and one GPU (Tesla 2050C), with simple Kernel and block matrix, respectively.

Remove CUDA overhead + Parallel GPU + Load scheduling



The energy consumption on the same problems using one to four cores (QX9650), one-CPUone-GPU(8800GTS) CUDA PE and one-CPU-two-GPU(8800GTS) CUDA PE, respectively.

Conclusion and future work

Conclusion

- 1. An experimental power modeling and estimation method on GPU and multicore structures has been illustrated;
- 2. Power parameters are captured by measurements on each component in a CUDA PE, thus power features to the SIMD program can then be analyzed and obtained;
- 3. Five energy aware algorithm design methods have been introduced;
- 4. A global energy optimization model is created for CUDA PE by a four-tuple definition that specifies the problem space, the objective functions, optimization candidates and optimal solution set, the procedure to find optimal energy solution is described based on it.
- 5. The global energy optimization model is validated by examining C/CUDA programs executing on real systems.

Future work

- 1. Energy estimation method can be refined to enhance its precision by including more components;
- 2. Power parameters can be tuned for obtaining the minimum energy consumption for given problems;
- 3. Global optimization methods can be used on managing energy aware software design constrains in order to reach the best energy performance among all possible alternatives.