

# Integrating Performance Analysis and Energy Efficiency Optimizations in a Unified Environment EnA-HPC 2013

Robert Schöne (robert.schoene@tu-dresden.de)

Daniel Molka (daniel.molka@tu-dresden.de)



## Acknowledgement: Cool Silicon Spitzencluster



Sustainability through energy efficiency. The region "Silicon Saxony" acted on this maxim and founded the Leading Edge Cluster "Cool Silicon - Energy Efficiency Innovations from Silicon Saxony".

#### The Leading Edge Cluster Cool Silicon

- is aiming at providing a technological basis for increasing the energy efficiency in the information and communications technology sector.
- is assuring Germany and Europe a leading role in the key technology of "energy efficiency in the information technology sector".

#### Micro- and Nanotechnologies



#### **Communication Systems**



Helping to solve a global conflict: The worldwide desire for free communication collides with global climate protection targets, in case the energy consumption of communications technology keeps expanding at its current pace.

Cool Silicon - Areas

#### Area 1

Micro- und Nanotechnologies

The core objective of the Area 1 project partners is the development of basis technologies, analysis and production methods for the production of energy efficient electronics and their application in order to decrease the energy consumption of computer systems.



#### Area 2

Communication Systems

In Area 2, the research and development projects are focussing on the improvement of energy efficiency in communications infrastructures and mobile devices.



Area 3 Network Sensors

The project CoolSensorNet is the Lead Project of Area 3. It conducts research on the whole electronic chain's specific requirements, including sensors, analog electronics, A-D converters, processor systems and the telemetry unit.





Funded via BMBF 13N10186

Robert Schöne 2/22



### Motivation

- Adaption Library
- Test Systems
- Evaluation
- Conclusion and Further Work







- Power consumption of HPC systems increases
- Models for energy efficient operation points available
- How do we use these models?
  - Measure Performance Counters
  - Sampling
  - Instrumentation
- Performance analysis tools!
  - Create profiles or traces
  - Lack of the ability to change the hardware and software environment





TECHNISCHE UNIVERSITÄT DRESDEN











- Uses configuration files which define adaptions
- Possible adaptions:
  - Dynamic Voltage and Frequency Scaling
  - Dynamic Concurrency Throttling
  - x86\_adapt Kernel Module
- Definitions for enter and exit of functions
- Can be linked to VampirTrace

```
binary 0 :
name = "/home/user/my app" ;
function 0 : {
# dct settings on the main thread
# outside of a parallel region
name = "my function" ;
# change number of threads before
# entering the region
dct threads before = 1;
# reset it afterwards
dct threads after = 0;
};
function 1 : {
# change non dct settings on all
# threads
name = "!$omp parallel@my app.c:42" ;
# change frequency before and after
# entering the region
dvfs freq before = 1400000;
dvfs freq after = 2200000;
# disabling prefetcher for this region
adapt AMD Region Prefetch Disable before
    =1;
adapt AMD Region Prefetch Disable after
    =0:
};
};
```





- Most common energy efficiency optimization
- P ~ V<sup>2</sup>\*f
- Often applied when main memory bandwidth is bottleneck
- Assumptions:
  - Reducing CPU voltage and frequency does not influence main memory performance
  - Reducing CPU voltage and frequency reduces power consumption
- Frequency decisions can be written to sysfs, operating system changes hardware configuration
- libcpufreq provides interface to sysfs files
- Problem: Main memory bandwidth is not independent of CPU frequency on all systems



COOL Computing





- Can be applied in thread parallel applications (OpenMP)
- If parallel regions do not scale with the number of threads, use less threads
- Software indicators: e.g. number of time spent in critical sections
- Hardware indicators: performance counters (false/true sharing, llc-misses)
- Allows processor cores to go into idle states, which allows to clock gate or power gate the cores, saving energy
- Problems:
  - Caches are flushed
  - Working sets are changed
  - Processor wakeup time can be high (depending on depth of idle state)
  - OpenMP runtime defines behavior of idling threads







- Provides interface for MSR and PCI based hardware configurations
- Establishes files per CPU/northbridge at /dev to change these configurations
  - allows Linux file access permissions
  - unlike msr kernel module it defines which parts of the MSRs can be accessed
- Provides additional files at /dev with the definition of available performance knobs
- E.g. prefetchers, loop predictors, ...
- Known knobs compiled to module, runtime checks which ones are available for current system





## Test Systems (1) – Ivy Bridge HE, Westmere EP

Core i5 3470, 1 socket, 4 cores, ref. frequency: 3.2 GHz

- Xeon 5670, 2 sockets, 6 cores, ref. frequency 2.93 GHz
- Main memory bandwidth independent of CPU frequency

Turbo	- 18.5	23.5	23.9	23.9	24.0	2926	- 12.6	17.9	18.9	18.6	18.4	18.3	
	)- 17.8	23.3	23.9	24.0	- 22.5	2793	- 12.4	17.8	18.8	18.5	18.4	18.3 -	
3000		23.3	23.9	24.0	- 21.0	2660	- 12.2	17.8	18.8	18.5	18.3	18.3	
2900	)- 17.0	23.4	23.9	24.0	- 19.5 🖉	2527	- 12.0	17.7	18.7	18.5	18.3	18.2	
2600	)- 16.1	23.1	23.9	24.0 -		<u>se</u> 2394	- 11.7	17.6	18.7	18.4	18.3	18.1 -	
2600 2400 2400	)- 15.3	22.9	23.8	24.0 -	- 18.0 - 18.0 - 16.5 pc	<u>se</u> 2394 2261 2128	- 11.4	17.0	18.5	18.3	18.2	18.1	
<u>لل</u> 2200	)- 14.4	22.8	23.7	23.9		<u>ب</u> 128 ي	- 11.1	17.2	18.4	18.3	18.1	18.0	-
2100	) - 13.8	22.6	23.6	23.9 -	- 15.0		- 10.7	17.1	18.3	18.2	18.1	17.9	
1800	) - 12.3	21.7	23.5	23.8	- 13.5		- 10.2	16.9	18.2	18.0	17.9	17.8	
1600	) - 11.2	20.5	23.2	23.7	- 12.0	1729		16.6	18.0	17.9	17.8	17.7	
	0	0-1	0-2	- 9-0		1596	- 9.36 H	16.3 ~ ~	17.9 ო	17.7	17.6 م	17.5 و	-
	used cores used cores												





COOL Computing



- Xeon E5-2670, 2 sockets, 8 cores, ref. frequency 2.6 GHz
- Main memory bandwidth depends on CPU frequency
- Max. main memory bandwidth can be achieved with less threads









- NAS Parallel Benchmarks (OpenMP)
  - Except dc
  - Sizes A, B, C
- Wrapper library
  - Intercepts at parallel region level
  - Provides ID of parallel regions
  - Wraps different OpenMP runtimes
- Automatic DVFS optimization
- Manual DCT optimization







- Run each benchmark at size B with instrumentation (wrapper+VT)
- Create performance profile, which contains runtime and performance metrics
- Based on the profile, create a configuration file with optimized DVFS settings for each parallel region
- Simple metric: Cache misses per second
- Run the benchmarks with different sizes and configurations
- Evaluate energy efficiency:

Energy consumption of uninstrumented benchmark at reference frequency

VS.

instrumented benchmarks (wrapper+libadapt) with automatically generated DVFS configurations







Average energy saving: 6%

**FCHNISCHE** 

DRESDEN

- Maximal energy saving: 23%
- With increasing problem size, overhead becomes less
- Sometimes significant increase of runtime









- Average energy saving: 3.2%
- Maximal energy saving: 13%
- Benchmark ua misconfigured

ECHNISCHE

DRESDEN







## **Evaluation – Optimization Steps DCT**

- Manual analysis of sp.C performance trace
- Look for subsequent memory bound regions
- Reduce concurrency in these regions
- Set KMP\_BLOCKTIME to 0
  - Time to busy-wait for new parallel regions
  - Set to 0  $\rightarrow$  Allows CPUs to idle
  - Default = 20 ms

adaption	Blocktime	Runtime [s]	Energy [Ws]			
Nono	Default	109.1	32447			
None	0	109.1	32094			
DCT	Default	116.0 (+6.2%)	32371 (-0.2%)			
	0	116.2 (+6.4%)	26534 (-18.2%)			























TECHNISCHE UNIVERSITÄT DRESDEN











Conclusion:

- Iibadapt: allows DCT, DVFS and changing of hardware settings
- Extended performance measurement tool to include libadapt
- Evaluated effectiveness with automatic DVFS optimization and manual DCT optimization
- OpenMP library wrapper allows tracing/optimizing of non-instrumented binaries

## Future work

- MPI parallel optimization
- Sampling integration
- Establish optimization cycle
- Integration in Score-P







# **Questions?**



